Abstract-Using a one-dimensional gradual channel analysis we derive an analytical expression for the gate-source capacitance of an unsaturated MESFET as a function of the applied drain and gate voltages. Experimental measurements of the dependence of the gate-source capacitance on drain voltage show good agreement with theory when the device is biased below saturation. As the MESFET is biased into saturation the measured capacitance decreases with increasing drain voltage at a slightly faster rate than that predicted by the gradual channel theory due to high-field effects. These results show that the derived analytical expression may be useful for the analysis of the characteristics of MESFET's that are biased in the linear region.
I. INTRODUCTION

CHOTTKY -barrier field-effect transistor (MESFET)
S technology is critically important for the development of high-speed GaAs digital and microwave integrated circuits. In order to facilitate circuit design, accurate device models and circuit simulation programs are necessary. A number of device simulators based on analytic MESFET models [1]- [4] have been reported; however, the dependence of the intrinsic gate-source capacitance cg on the applied drain voltage has not been accurately modeled. The voltage dependence of the intrinsic gate-source capacitance has been modeled [3], [51 assuming a linear dependence of the depletion depth along the channel. This assumption results in an analytical expression for the gate capacitance which is independent [5] of drain-source voltage V , . This result is incorrect. Experimental results [6] , [7] show that cg decreases with increasing V, when the device is biased below current saturation. After current saturation, cg increases as V, is increased. The reported rates of increase of cg, in the saturated region, differ significantly [6], [7] . In some circuit designs GaAs MESFET's are employed as gate-controlled variable resistors. In such cases, and also for the analysis of MESFET low-frequency noise characteristics [8] , detailed accurate knowledge of the dependence of the gate-source capacitance on the applied drain and gate voltages in the linear region is essential.
In this paper we report the derivation of an analytical expression for the gate-source capacitance as a function of the applied gate and drain voltages. The analysis, which is based on a one-dimensional gradual channel approximation, is valid for normally on MESFET's that are biased below saturation. MESFET capacitance measurements confirm the validity of the derived expression when the MESFET is biased in the linear regime and show approximate agreement with theory even when the device is biased into saturation. Fig. 1 shows a schematic of the approximate MESFET channel geometry for the case where the drain-source voltage V, < V,, the voltage needed to induce current saturation. A two-dimensional numerical analysis of the electrostatic potential at a metal-semiconductor interface [9] shows that the charge depletion caused by the fringing fields at the edges of the gate contributes a fringing component to the intrinsic gate capacitance cg ( J 1.8 x lo-'' F/cm gate width), which is independent of the gate voltage Vg. It can be shown that for a biased MESFET this fringing capacitance is essentially independent of V ' also. Therefore, in calculating the voltage dependent component of cg we ignore the charge depletion associated with the fringing fields at the edges of the gate.
II. THEORY
We make the following assumptions: the electron density n = 0 in the depletion region, n changes abruptly at the depletion layer boundary as well as at the active layer/substrate interface, and n is constant in the channel. Using the gradual channel approximation, the channel current I satisfies the relationship [lo]
where dy is an incremental length along the direction of current flow in the channel, g ( W ) is the channel conductance/unit length/unit width, W is the electrostatic potential relative to the gate at some point in the channel, e is the electron charge, and U, E , and a are the conductivity, dielectric constant, and thickness of the semiconductor active layer, respectively. The channel height at some point (see 
Note that for V, = 0, (12) reduces to the well-known result C, = EZL/d. The effect of the parasitic series resistance can be modeled in the linear region by using the approximation V, = V,xR,/(R, + Rp)
( 1 5 ) where V,, is the potential of the drain contact relative to the source contact, R , is the channel resistance in the linear region, and R p is the total series parasitic resistance. The intrinsic cg can be obtained from the measured gate-source capacitance cgx using c , , = C , 1 -R,-( where R , is the series parasitic resistance in the source end of the channel and Vgx is the potential of the gate contact relative to the source contact.
III. EXPERIMENTAL RESULTS
Capacitance measurements were carried out on 1-pm and 10-pm gate-length MESFET's which were fabricated from molecular-beam-epitaxy (MBE-) grown wafers with an active layer thickness of 0.27 pm. The devices have a gate width of 200 pm. From capacitance-voltage measurements we determine that the carrier density n = 8 x 10l6 cmP3 for d ? 0.1 pm (corresponding to V, 5 -0.1 V) and that n decreases gradually for d < 0.1 pm. From the current-voltage characteristics we determine that the pinchoff voltage WO = 4 V and that V, = 3.1 and 0.9 V for the long and short gate-length MESFET's, respectively. A Boonton 1-MHz capacitance meter was used to measure the gate-source capacitance with a resolution of 10-F. The voltage-independent component of the gate-source capacitance (which included the fringing and the bonding pad components of the gate capacitance) was determined by biasing the MESFET into the pinchoff regime.
The measured and calculated (shown by the lines) voltagedependent component of the gate-source capacitance is plot- In the latter case the small differences between theory and experiment can be attributed to the approximation that the depletion-layer boundary is sharp and the experimental error associated with measuring the small gate capacitance. For small V, and V, 5 -0.5 V, Figs. 2 and 3(a) show that the measured c, decreases with increasing V, in accordance with theoretical predictions. Note that for small V, and V, = 0, Fig. 2 shows that c, decreases with increasing V, at a faster rate than our theory, which assumes uniform carrier density, predicts. This is caused by the observed nonuniform carrier density in the surface region d < 0.1 pm. For average channel electric fields, E = V,/L > 2000 V/cm, we find that c, decreases with increasing V, faster than our calculated results, which are based on the gradual channel approximation which is valid under low-field conditions. Nevertheless we obtain reasonable agreement between theory and experiment over a wide range of V,.
Experimental and theoretical values of cg differ by 10% when E = 2000 V/cm and by 20% when the MESFET's are biased into saturation. This result is seen more clearly in Fig.  3(b) , which shows a plot of the measured and calculated ratio cg( V,)/C,( V, = 0) as a function of V, with V, = -1 V for the 1-pm MESFET.
In concluding, we point out that while a two-dimensional numerical analysis is more accurate than the analysis presented here, our results suggest that the derived analytical expression for the gate capacitance may be used for the analysis of device characteristics in view of the complexities of a two-dimensional device simulation.
